UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/690,200	10/21/2003	Salman Akram	4244.5US (97-1355.05/US)	3680

24247 7590 08/22/2005

TRASK BRITT
P.O. BOX 2550
SALT LAKE CITY, UT 84110

EXAMINER	
DOLAN, JENNIFER M	
ART UNIT	PAPER NUMBER
2813	

DATE MAILED: 08/22/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

A2

Office Action Summary	Application No.	Applicant(s)	
	10/690,200	AKRAM ET AL.	
	Examiner	Art Unit	
	Jennifer M. Dolan	2813	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1)☒ Responsive to communication(s) filed on *07 June 2005*.

2a)☐ This action is **FINAL**. 2b)☒ This action is non-final.

3)☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4)☒ Claim(s) *1 and 5* is/are pending in the application.

4a) Of the above claim(s) _____ is/are withdrawn from consideration.

5)☐ Claim(s) _____ is/are allowed.

6)☒ Claim(s) *1 and 5* is/are rejected.

7)☐ Claim(s) _____ is/are objected to.

8)☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

9)☐ The specification is objected to by the Examiner.

10)☐ The drawing(s) filed on _____ is/are: a)☐ accepted or b)☐ objected to by the Examiner.

Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).

Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).

11)☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

12)☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

a)☐ All b)☐ Some * c)☐ None of:

1.☐ Certified copies of the priority documents have been received.

2.☐ Certified copies of the priority documents have been received in Application No. _____.

3.☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

1) ☐ Notice of References Cited (PTO-892)
2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date _____.
4) ☐ Interview Summary (PTO-413) Paper No(s)/Mail Date. _____ .
5) ☐ Notice of Informal Patent Application (PTO-152)
6) ☐ Other: _____.

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 6/7/05 has been entered.

Claim Rejections - 35 USC § 112

2. The following is a quotation of the first paragraph of 35 U.S.C. 112:

> The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

3. Claims 1 and 5 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claims contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventors, at the time the application was filed, had possession of the claimed invention.

Claim 1 requires a sequence in which a conformal layer is deposited (corresponding to figure 3 without the doping region 16a); a single layer sidewall spacer is deposited, and a first doping step is performed (corresponding to figure 5, where doping region 17a is provided); the

single layer sidewall spacer is formed into another spacer having a smaller thickness, and then a second doping step is performed (corresponding to figure 6, where doping regions 17a and 18a are provided); and substantially removing the another single layer sidewall spacer and performing a third doping (corresponding to figure 4, where the third doping region is 16a). The specification, however, does not teach or suggest this claimed sequence, but rather only suggests a sequence corresponding to figures 3, 4, 5, 6 in order, or a sequence of figures 3, 4, 6, 5, in order. In fact, the specification provides no suggestion that the innermost (i.e., closest to the gate structure, aligned with the 'substantially removed another single layer sidewall spacer') implant step (corresponding with implant 16a) could be performed after the outer implants. Hence, the specification does not reasonably convey that the Applicant, at the time of invention, had possession of the specific claimed method sequence.

Claim Rejections - 35 USC § 103

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

> (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

5. Claims 1 and 5 are rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent No. 5,866,460 to Akram et al. (cited by applicant) in view of U.S. Patent No. 6,187,645 to Lin et al. (cited by applicant).

Akram discloses a method for making a transistor comprising: providing a substrate (10); forming a dielectric layer (14) on a portion of the substrate (column 4, lines 9-11); forming a gate structure on the dielectric layer (see column 4, lines 23-55) having a transition layer (20) formed on the dielectric layer and a metal silicide layer (22) formed on the transition layer (figure 2a), the gate structure having first and second sidewalls (21), the sidewalls defining therebetween first and second contact regions (40) and a channel region (15); forming first (40), second (34), and third (16) subregions within the second contact region (figure 2c), each subregion having a dopant concentration that differs from that of the other two subregions (column 6, lines 20-35), where the process of forming the subregions comprises: forming a single layer sidewall spacer (26; figure 2a) made of silicon nitride or silicon oxide (column 5, lines 60-67) having a large thickness overlying the first and second sidewalls; introducing a first dopant into the substrate to form the first region (40; column 7, lines 20-27); forming the single layer sidewall spacer into another single layer sidewall spacer (26 in figure 2b; see column 7, lines 27-30), the 'another single layer sidewall spacer' having a thickness smaller than the thickness of the single layer sidewall spacer (figures 2a-2b); introducing a second dopant (34; figure 2b); substantially removing the 'another single layer sidewall spacer' (see figure 2d); and introducing a third dopant (16 in figure 2d) into the substrate to form the third subregion, the third subregion being substantially aligned to the sidewalls of the gate structure.

Akram fails to disclose depositing a conformal layer of dielectric material having a first thickness on the sidewalls and thus 'under' the single layer sidewall spacer, and then subjecting the conformal layer to an annealing/oxidation process.

Lin discloses forming a very thin conformal layer (308) on the sidewalls of a gate structure and underneath the source/drain implant spacer layer (316), such that the LDD implant (314) is spaced apart from the sidewalls of the gate structure by the width of the conformal spacer (see figure 3c). Lin further discloses anisotropically etching the conformal layer (column 4, lines 37-41) and subjecting the conformal layer to an annealing/oxidation process (column 4, lines 42-45).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the method of Akram, such that a very thin conformal layer is deposited, anisotropically etched, and annealed before depositing the sidewall spacer layers, as suggested by Lin. The rationale is as follows: A person having ordinary skill in the art would have been motivated to provide a conformal layer between the gate sidewalls and the implant spacer layer of Akram, because in Akram, the implant region extends entirely to the sidewall of the gate structure (see Akram, figure 2d). Lin, however, teaches that such a configuration is not desirable, since having the implant region aligned with the sidewalls of the gate structure leads to diffusion of dopants underneath the gate structure, and hence a gate-to-drain capacitance in the device (see Lin, column 1, lines 30-45; column 2, lines 14-23). Since the inclusion of a thin conformal spacer layer on the sidewalls, such that the innermost implant is aligned to the conformal layer rather than to the sidewalls, leads to a reduction in the diffusion of ions into the channel region under the gate structure, and hence to a reduction in the gate-to-drain capacitance (see Lin, column 2, lines 14-25; 55-67), it is well within the purview of a person skilled in the art to add such a feature to the method of Akram, in order to achieve this advantage. Furthermore, it would have been obvious to include the anisotropic etching and annealing/oxidation steps taught

in Lin, since a person having ordinary skill would naturally turn to the teachings of Lin for forming the conformal layer of Lin, and to achieve the additional benefit of clearing away crystal defects on the substrate surface and within the gate structure, thus improving the performance of the device (see Lin, column 4, lines 42-53).

Response to Arguments

6. Applicant's arguments with respect to claims 1 and 5 have been considered but are moot in view of the new grounds of rejection.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jennifer M. Dolan whose telephone number is (571) 272-1690. The examiner can normally be reached on Monday-Friday 8:30am-5:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Carl W. Whitehead, Jr. can be reached on (571) 272-1702. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Jennifer M. Dolan
Examiner
Art Unit 2813

jmd

CARL WHITEHEAD JR.
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2800